Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for WLP and method of the same

Semiconductor device package with die receiving through-hole and dual build-up layers over both side-surfaces for WLP and method of the same

US Patent 8178964 · Granted May 15, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming semiconductor device package with slanting structures2017
Semiconductor device package and method of the same2016
LED package and method of the same2015
Semiconductor device package structure and method for the same2013
Substrate structure with die embedded inside and dual build-up layers over both 2012
LED chip2012
Stacking package structure with chip embedded inside and die having through sili2012
Substrate structure with die embedded inside and dual build-up layers over both 2012
Image sensor package with dual substrates and the method of the same2012
Wafer level package with die receiving through-hole and method of the same2012
Substrate structure with die embedded inside and dual build-up layers over both 2012
Stacking package structure with chip embedded inside and die having through sili2012