Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing effects of parasitic transistors in thyristor-based memory using local thinning or implanting

Reducing effects of parasitic transistors in thyristor-based memory using local thinning or implanting

US Patent 8174046 · Granted May 8, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with getter layer for hydrogen entrapment2025
Systems and methods for generating logical-to-physical tables for wear-leveling2025
Circuit for high-sensitivity radiation sensing2024
Minimally invasive thrombectomy2024
Semiconductor device with transistor local interconnects2024
IR drop analysis based on sensitivity analysis and visualization2023
Virtual repeater insertion2023
Matched net and device analysis based on parasitics2023
Memory operations with consideration for wear leveling2022
Semiconductor device with transistor local interconnects2022
Minimally invasive thrombectomy2022
Metal layer patterning for minimizing mechanical stress in integrated circuit pa2022