{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Apparatus and method for multi-level cache utilization", "item": "https://www.patentleaderboard.com/patent/8166229"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for multi-level cache utilization

Apparatus and method for multi-level cache utilization

US Patent 8166229 · Granted Apr 24, 2012

Estimated economic value: $30,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NVDIMM emulation using a host memory buffer2021
Fast page fault handling process implemented on persistent memory2021
Technologies for protecting data in an asymmetric storage volume2020
Host controlled hybrid storage device2019
Interleaved all-level programming of non-volatile memory2018
Systems and techniques for control of storage device power states2016
Host controlled hybrid storage device2016
Apparatus and method for segmented cache utilization2013
Transitioning a computing platform to a low power system state2013
Apparatus and method for cache utilization2013
Apparatus and method for cache utilization2013
Apparatus and method for multi-level cache utilization2013