Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing system with branch target addressing using upper and lower bit permutation

Data processing system with branch target addressing using upper and lower bit permutation

US Patent 8145889 · Granted Mar 27, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lockstepped CPU selection based on failure status2019
Semiconductor device with output data selection of lockstepped computing element2017
Substrate bias switching unit for a low power processor2013
Processor system using synchronous dynamic memory2012
Substrate bias switching unit for a low power processor2011
Processor system using synchronous dynamic memory2011
Data processing system to calculate indexes into a branch target address table b2010
Memory system performing fast access to a memory location by omitting the transf2010
Substrate bias switching unit for a low power processor2009
Processor system using synchronous dynamic memory2008
Semiconductor device2007
Halting clock signals to input and result latches in processing path upon fetchi2007