Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level page-walk apparatus for out-of-order memory controllers supporting virtualization technology

Multi-level page-walk apparatus for out-of-order memory controllers supporting virtualization technology

US Patent 8140781 · Granted Mar 20, 2012

Estimated economic value: $37,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-render partitioning2025
Offset calibration method and apparatus for high bandwidth memory 3 (HBM3)2025
System and a method for aligning a programmable clock or strobe2025
System and a method for network-on-chip power management2025
Fabric die to fabric die interconnect for modularized integrated circuit devices2025
Network-on-chip system for optimizing data transfer2025
Sparse optimizations for a matrix accelerator architecture2025
Systems and methods for improving cache efficiency and utilization2025
Memory controller for improving data integrity and providing data security and a2025
Method and a system for network-on-chip arbitration2025
Multi-tile memory management2024
Micro-network-on-chip and microsector infrastructure2024