Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with a memory matrix with a delay monitoring column

Integrated circuit with a memory matrix with a delay monitoring column

US Patent 8139401 · Granted Mar 20, 2012

Estimated economic value: $6,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature dependent voltage differential sense-amplifier2021
Transistor body bias control circuit for SRAM cells2020
ROM cell with transistor body bias control circuit2020
Dual-bit ROM cell with virtual ground line and programmable metal track2019
High density ROM cell with dual bit storage for high speed and low voltage2017
Mitigating leakage in memory circuits2016
1T compact ROM cell with dual bit storage for high speed and low voltage2015
Simple and stable reference for IR-drop and supply noise measurements2014
Pulse-based memory read-out2014
Flexible CMOS library architecture for leakage power and variability reduction2013
DLL for period jitter measurement2012
Motion detection device2012