Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for reducing interrupt latency by using a dedicated bit

Methods and systems for reducing interrupt latency by using a dedicated bit

US Patent 8135894 · Granted Mar 13, 2012

Estimated economic value: $89,824,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction set architecture push with frame pointer instruction2025
Multi-purpose interface for configuration data and user fabric data2025
Network-on-chip (NOC) with flexible data width2025
Network-on-chip (NOC) with flexible data width2023
Three dimensional programmable logic circuit systems and methods2022
Multi-purpose interface for configuration data and user fabric data2022
Network-on-chip (NOC) with flexible data width2022
Interface for parallel configuration of programmable devices2022
Multi-purpose interface for configuration data and user fabric data2020
Network-on-chip (NOC) with flexible data width2020
Interface for parallel configuration of programmable devices2020
Processors operable to allow flexible instruction alignment2017