Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing a combined data/coherency cache

Method and apparatus for implementing a combined data/coherency cache

US Patent 8131936 · Granted Mar 6, 2012

Estimated economic value: $5,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory state indicator check operations2021
Memory state indicator check operations2021
Non-disruptive clearing of varying address ranges from cache2020
Dual clusters of fully connected integrated circuit multiprocessors with shared 2020
Dual clusters of fully connected integrated circuit multiprocessors with shared 2020
Granting exclusive cache access using locality cache coherency state2020
Preinstall of partial store cache lines2020
Hot cache line fairness arbitration in distributed modular SMP system2019
Non-disruptive clearing of varying address ranges from cache2019
Operation interlocking in an address-sliced cache system2019
Achieving high bandwidth on ordered direct memory access write stream into a pro2019
Branch prediction path wrong guess instruction2019