Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of diffusion barrier in 3D memory

Implementation of diffusion barrier in 3D memory

US Patent 8124971 · Granted Feb 28, 2012

Estimated economic value: $14,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM MIM structure formation2019
Implementation of VMCO area switching cell to VBL architecture2018
Implementation of VMCO area switching cell to VBL architecture2017
Silicided bit line for reversible-resistivity memory2016
Methods and apparatus for layout of three dimensional matrix array memory for re2015
Polyester polymerization catalyst and method for producing polyester using the s2014
Methods and apparatus for layout of three dimensional matrix array memory for re2014
Methods of forming pillars for memory cells using sequential sidewall patterning2014
Apparatus and methods of forming memory lines and structures using double sidewa2014
Optical disk replay device2012
Integration of damascene type diodes and conductive wires for memory device2012
Liner for tungsten/silicon dioxide interface in memory2011