Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of logic and delay through latch polarity inversion

Reduction of logic and delay through latch polarity inversion

US Patent 8108821 · Granted Jan 31, 2012

Estimated economic value: $4,013,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cotton recycling2024
Query response using semantically similar database records2023
Cotton recycling2022
Dynamic updating of a word embedding model2022
Noise-absorbent and odor-adsorbent fabric cover systems for vehicle interiors2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Net routing for integrated circuit (IC) design2021
Logic partition reporting for integrated circuit design2021
Single-bit latch optimization for integrated circuit (IC) design2020
Parallel power down processing of integrated circuit design2020
Logic partition identifiers for integrated circuit design2020
Multi-fanout latch placement optimization for integrated circuit (IC) design2020