Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-fanout latch placement optimization for integrated circuit (IC) design

Multi-fanout latch placement optimization for integrated circuit (IC) design

US Patent 10831966 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-hierarchy antenna condition verification2024
Noise impact on function (NIOF) reduction for integrated circuit design2024
Query response using semantically similar database records2023
Dynamic updating of a word embedding model2022
Generation and selection of universally routable via mesh specifications in an i2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Noise impact on function (NIOF) reduction for integrated circuit design2021
Net routing for integrated circuit (IC) design2021
Net routing for integrated circuit (IC) design2021
Clock gating latch placement2021
Logic partition reporting for integrated circuit design2021
Logic partition reporting for integrated circuit design2021