Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Locally synchronous shared BIST architecture for testing embedded memories with asynchronous interfaces

Locally synchronous shared BIST architecture for testing embedded memories with asynchronous interfaces

US Patent 8108744 · Granted Jan 31, 2012

Estimated economic value: $14,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single event upset hardened flip-flop and methods of operation2025
Cable with interstitial fillers and edge ribbons2024
Intermittently bonded ribbon with colored bonds2024
Display for an autonomous taxi2024
Powergate biasing techniques for memory applications2024
Sensor having a wireless heating system2023
Sensor heating2023
Vehicle storage assembly having residual magnetic latching mechanism2022
Power gating in stacked die structures2022
Scan wrapper architecture for system-on-chip2022
Leaf shaped intermittent bonded optical fibre ribbon2022
Bit-line repeater insertion architecture2021