Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan wrapper architecture for system-on-chip

Scan wrapper architecture for system-on-chip

US Patent 11320485 · Granted May 3, 2022

Estimated economic value: $17,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single event upset hardened flip-flop and methods of operation2025
Cable with interstitial fillers and edge ribbons2024
Intermittently bonded ribbon with colored bonds2024
Leaf shaped intermittent bonded optical fibre ribbon2022
Test circuitry with annularly arranged compressor and decompressor elements2020
Test circuitry with annularly arranged compressor and decompressor elements2020
Securing access to integrated circuit scan mode and data2019
Securing access to integrated circuit scan mode and data2019
Method and system of data entry on a virtual interface2017
Testing of multi-clock domains2013
Locally synchronous shared BIST architecture for testing embedded memories with 2013
Testing of multi-clock domains2013