{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Processor instruction used to perform a matrix test to generate a memory-related trap", "item": "https://www.patentleaderboard.com/patent/8108628"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor instruction used to perform a matrix test to generate a memory-related trap

Processor instruction used to perform a matrix test to generate a memory-related trap

US Patent 8108628 · Granted Jan 31, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for efficient access to multidimensional data structures an2025
Application programming interface to provide information2025
Scalarization of instructions for SIMT architectures2025
Cooperative group arrays2025
Generalized acceleration of matrix multiply accumulate operations2025
Distributed shared memory2025
Application programming interface to wait on matrix multiply-accumulate2025
Method and apparatus for efficient access to multidimensional data structures an2024
Programmatically controlled data multicasting across multiple compute engines2024
Robust, efficient multiprocessor-coprocessor interface2024
Techniques for efficiently transferring data to a processor2024
Convergence among concurrently executing threads2023