{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Azul Systems", "item": "https://www.patentleaderboard.com/company/azul-systems"}, {"@type": "ListItem", "position": 3, "name": "Michael A. Wolf", "item": "https://www.patentleaderboard.com/inventor/fl:mi_ln:wolf-3"}]}

Home › Azul Systems › Michael A. Wolf

MW

Michael A. Wolf — 58 Patents

ASAzul Systems: 35 patents #2 of 28Top 8%

UEUS Dept of Energy: 5 patents #93 of 5,099Top 2%

MIMpath Interactive: 4 patents #3 of 14Top 25%

CRCell Robotics: 3 patents #2 of 16Top 15%

HEHearme: 2 patents #3 of 9Top 35%

WLWang Laboratories: 2 patents #64 of 284Top 25%

DEDepartment Of Energy: 1 patents #41 of 740Top 6%

University of California: 1 patents #8,022 of 18,278Top 45%

San Francisco, CA: #370 of 26,999 inventorsTop 2%

California: #6,228 of 386,348 inventorsTop 2%

Overall (All Time): #41,319 of 4,157,543Top 1%

58 Patents All Time

Michael A. Wolf has been granted 58 US patents while listed as an inventor at Azul Systems. The first was granted in 1980 and the most recent in June 2020. Michael A. Wolf ranks #41,319 of 4,157,543 US inventors in our database (top 0.99%). Patent records list Michael A. Wolf in San Francisco, CA, US.

Patents per Year

Issued Patents All Time

Showing 1–25 of 58 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
10671400	Enhanced managed runtime environments that support deterministic record and replay	Gil Tene, Cliff N. Click, Jr.	2020-06-02
9928071	Enhanced managed runtime environments that support deterministic record and replay	Gil Tene, Cliff N. Click, Jr.	2018-03-27
9928072	Detecting and recording atomic execution	Gil Tene, Cliff N. Click, Jr.	2018-03-27
9645795	Accelerated class check	Gil Tene, Murali Sundaresan	2017-05-09
9594659	CPU utilization metering on systems that include multiple hardware threads per core	Gil Tene, Cliff N. Click, Jr.	2017-03-14
9361114	Instruction based interrupt masking for managing interrupts in a computer environment	Gil Tene, Scott D. Sellers, Jack Choquette	2016-06-07
9342319	Accelerated class check	Gil Tene, Cliff N. Click, Jr., Murali Sundaresan	2016-05-17
9336005	Cooperative preemption	Gil Tene, Scott D. Sellers, Jack Choquette	2016-05-10
8949583	Concurrent atomic execution	Gil Tene, Ivan Posva, Daniel D. Grove, Tom Kraljevic	2015-02-03
8843944	Accelerated class check	Gil Tene, Murali Sundaresan	2014-09-23
8839274	Accelerated class check	Gil Tene, Cliff N. Click, Jr., Murali Sundaresan	2014-09-16
8838940	CPU utilization metering on systems that include multiple hardware threads per core	Gil Tene, Cliff N. Click, Jr.	2014-09-16
8725982	Garbage collection with memory quick release	Gil Tene	2014-05-13
8544020	Cooperative preemption	Gil Tene, Scott D. Sellers, Jack Choquette	2013-09-24
8452938	Garbage collection with memory quick release	Gil Tene	2013-05-28
8336048	Reducing latency in a segmented virtual machine	Gil Tene, Anirban Sengupta, Sivakumar Annamalai, Adrian Sun	2012-12-18
8276138	Segmented virtual machine transport mechanism	Gil Tene, Anirban Sengupta, Sivakumar Annamalai, Adrian Sun	2012-09-25
8108628	Processor instruction used to perform a matrix test to generate a memory-related trap	Jack Choquette, Gil Tene	2012-01-31
8046544	Garbage collection barrier with direct user mode traps	Cliff N. Click, Jr., Gil Tene	2011-10-25
8041926	Transparent concurrent atomic execution	Gil Tene	2011-10-18
8037482	Accelerated class check	Gil Tene, Cliff N. Click, Jr., Murali Sundaresan	2011-10-11
7987473	Accelerated class check	Gil Tene, Murali Sundaresan	2011-07-26
7975114	Memory management based on concurrent garbage collection using safepoints	Gil Tene	2011-07-05
7865701	Concurrent atomic execution	Gil Tene, Ivan Posva, Daniel D. Grove, Tom Kraljevic	2011-01-04
7840785	Transparent concurrent atomic execution	Gil Tene	2010-11-23