Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory tracing in an emulation environment

Memory tracing in an emulation environment

US Patent 8108198 · Granted Jan 31, 2012

Estimated economic value: $3,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduce/broadcast computation-enabled switching elements in an emulation network2021
Concurrent testbench and software driven verification2020
Bandwidth test in networking System-on-Chip verification2020
Latency test in networking system-on-chip verification2020
Selective conditional stall for hardware-based circuit design verification2020
Target capture and replay in emulation2019
Content addressable memory modeling in emulation and prototyping2019
Modeling memory in emulation based on cache2018
Target capture and replay in emulation2017
Debug environment for a multi user hardware assisted verification system2017
Third party component debugging for integrated circuit design2017
Trace routing network2016