Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed memory error detection and correction using interleaved (8,4) LBCs

High speed memory error detection and correction using interleaved (8,4) LBCs

US Patent 8103934 · Granted Jan 24, 2012

Estimated economic value: $10,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated dissimilar high integrity processing2013
Multi-core processing cache image management2013
High integrity data bus fault detection using multiple signal components2013
Reducing power consumption for dynamic memories using distributed refresh contro2013
Multiple-port memory systems and methods2012
Bounded minimal latency for network resources without synchronization2011
Port rate smoothing in an avionics network2011
High integrity recovery from multi-bit data failures2005
Error detection and correction for data stored across multiple byte-wide memory 1999
Fault-tolerant digital computing system with reduced memory redundancy1992