Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault-tolerant digital computing system with reduced memory redundancy

Fault-tolerant digital computing system with reduced memory redundancy

US Patent 5086429 · Granted Feb 4, 1992

Estimated economic value: $8,584,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated dissimilar high integrity processing2013
Multi-core processing cache image management2013
High integrity data bus fault detection using multiple signal components2013
Reducing power consumption for dynamic memories using distributed refresh contro2013
Multiple-port memory systems and methods2012
High speed memory error detection and correction using interleaved (8,4) LBCs2012
Localized induction heating for residual stress optimization2011
Bounded minimal latency for network resources without synchronization2011
Port rate smoothing in an avionics network2011
Method for verifying sensors installation and determining the location of the se2010
Method and apparatus for latent fault memory scrub in memory intensive computer 2009
Method for sensor initialization in a structural health management system2009