Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device bit line sensing system and method that compensates for bit line resistance variations

Memory device bit line sensing system and method that compensates for bit line resistance variations

US Patent 8102723 · Granted Jan 24, 2012

Estimated economic value: $3,592,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for metering and monitoring printer related data on non-net2023
Nato3 mutant polypeptides and uses thereof2021
Apparatuses and methods for single level cell caching2020
Apparatus and method for metering and monitoring printer related data on non-net2020
Device for the passive monitoring and reporting of printer-related data on USB c2020
Apparatuses and methods for single level cell caching2019
Apparatuses and methods for single level cell caching2019
System and method for the passive monitoring and reporting of printer-related da2018
Apparatuses and methods for single level cell caching2018
Structures and methods for reducing junction leakage in semiconductor devices2014
NAND architecture memory with voltage sensing2013
Methods of making a semiconductor memory device2013