Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamically controlled power reduction method and circuit for a graphics processor

Dynamically controlled power reduction method and circuit for a graphics processor

US Patent 8102398 · Granted Jan 24, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiplication hardware block with adaptive fidelity control system2025
Seamless place and route for heterogeneous network of processor cores2025
Processing core with data associative adaptive rounding2025
Graph execution using access request response dynamic batch assembly2025
Sparsity uniformity enforcement for multicore processor2025
Overlay layer for network of processor cores2025
Processor cores using content object identifiers for routing and computation2025
Overlay layer hardware unit for network of processor cores2025
Computational circuit with hierarchical accumulator2024
Processing core with meta data actuated conditional graph execution2024
Processing core with data associative adaptive rounding2024
Data structure optimized dedicated memory caches2024