Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a FET having ultra-low on-resistance and low gate charge

Method of forming a FET having ultra-low on-resistance and low gate charge

US Patent 8101484 · Granted Jan 24, 2012

Estimated economic value: $4,182,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated transistor and resistor-diode-capacitor snubber2024
Real time fault localization using combinatorial test design techniques and test2023
Machine code analysis for identifying software defects2022
Assignment of test case priorities based on combinatorial test design model anal2021
Identifying false positives in test case failures using combinatorics2021
Modifying default display configurations for objects in a user interface2021
Trench-based power semiconductor devices with increased breakdown voltage charac2020
Device including a sidewall Schottky interface2019
Power connector with load current sensing2018
Trench-based power semiconductor devices with increased breakdown voltage charac2017
Power connector with load current sensing2017
Junction-less insulated gate current limiter device2017