Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Subsystem and method for encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use in a 76-bit memory module

Subsystem and method for encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use in a 76-bit memory module

US Patent 8099651 · Granted Jan 17, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory pools in a memory model for a unified computing system2025
Processor related communications2024
Memory pools in a memory model for a unified computing system2023
Memory pools in a memory model for a unified computing system2021
Technologies for processing network packets in agent-mesh architectures2020
Memory heaps in a memory model for a unified computing system2019
Managing coherent memory between an accelerated processing device and a central 2018
Memory heaps in a memory model for a unified computing system2016
Managing coherent memory between an accelerated processing device and a central 2016
Method and system for packet job scheduler in data processing based on workload 2016
Acknowledgement forwarding2016
Pseudo-random hardware resource allocation through the plurality of resource con2016