Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip assembly with chip-scale packaging

Chip assembly with chip-scale packaging

US Patent 8093714 · Granted Jan 10, 2012

Estimated economic value: $11,953,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for RF built-in test system for a beamforming module in a r2024
Power management and current/ramp detection mechanism2023
Power management and current/ramp detection mechanism2022
On-chip high capacitance termination for transmitters2022
Multi-level output driver with adjustable pre-distortion capability2022
On-chip high capacitance termination for transmitters2020
Multi-level output driver with adjustable pre-distortion capability2020
Chip-scale semiconductor die packaging method2014
Chip-scale semiconductor die packaging method2014
Methods and circuits for common mode stability and bandwidth broadening in trans2013
Multi-layer high-speed integrated circuit ball grid array package and process2013
Chip-scale semiconductor die packaging method2013