Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-chip stacking method to reduce voids between stacked chips

Multi-chip stacking method to reduce voids between stacked chips

US Patent 8093104 · Granted Jan 10, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Foldable electronic device2025
Structure of transferring dies for use in mass transferring process2025
Method and system for forming metal-insulator-metal capacitors2025
Surface damage control in diodes2025
Semiconductor structure and formation thereof2025
Plating membrane2025
Method and system of surface topography measurement for lithography2025
Electronic device2024
Semiconductor device including deep trench isolation structure comprising dielec2024
Hinge structure2024
Capacitive biosensor and fabricating method thereof2024
Surface damage control in diodes2024