Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems to improve write response times of memory cells

Methods and systems to improve write response times of memory cells

US Patent 8068371 · Granted Nov 29, 2011

Estimated economic value: $19,402,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

All-digital closed loop voltage generator2022
Negative bitline write assist circuit and method for operating the same2021
Negative bitline write assist circuit and method for operating the same2020
Low power retention flip-flop with level-sensitive scan circuitry2019
Apparatus for improving read stability2018
Negative bitline write assist circuit and method for operating the same2017
Sidecar SRAM for high granularity in floor plan aspect ratio2017
Memory cell supply voltage reduction prior to write cycle2016
Negative bitline write assist circuit and method for operating the same2016
Memory array test logic2016
Voltage level shift with interim-voltage-controlled contention interrupt2015
Voltage level shift with interim-voltage-controlled contention interrupt2015