Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power retention flip-flop with level-sensitive scan circuitry

Low power retention flip-flop with level-sensitive scan circuitry

US Patent 10374584 · Granted Aug 6, 2019

Estimated economic value: $15,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software visible and controllable lock-stepping with configurable logical proces2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Systems and methods for measuring tension distribution in webs of roll-to-roll p2025
Systems and methods for measuring tension distribution in webs of roll-to-roll p2025
Current control for a multicore processor2025
Circuits and methods for supply voltage detection and timing monitoring2025
Rating substrate support assemblies based on impedance circuit electron flow usi2025
Software visible and controllable lock-stepping with configurable logical proces2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024