Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for dynamically verifying a processor architecture

Method and device for dynamically verifying a processor architecture

US Patent 8055697 · Granted Nov 8, 2011

Estimated economic value: $74,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test, validation, and debug architecture2019
Noise and power optimization in high performance circuits2004
Method for reducing network costs and its application to domino circuits2003
Power consumption reduction for domino circuits2003