Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low jitter large frequency tuning LC PLL for multi-speed clocking applications

Low jitter large frequency tuning LC PLL for multi-speed clocking applications

US Patent 8044724 · Granted Oct 25, 2011

Estimated economic value: $1,633,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User interface controls for visual software modification2025
Domain clock and power activation control circuit to reduce voltage droop and re2024
Peak voltage amplitude detectors tolerant to process variation and device mismat2024
Digital signal processors providing scalable decision feedback equalization (DFE2023
Method for determining stochastic variation of printed patterns2023
Compositions and methods relating to argininosuccinate synthetase2020
Methods and circuits for adjusting parameters of a transceiver2019
Methods and circuits for adjusting parameters of a transceiver2019
Hum generation using representative circuitry2018
Compositions and methods relating to argininosucccinate synthetase2017
Phase interpolator with phase traversing for delay-locked loop2016
Phase interpolator with phase traversing for delay-locked loop2016