Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-phase clock-stalling technique for error detection and error correction

Two-phase clock-stalling technique for error detection and error correction

US Patent 8042010 · Granted Oct 18, 2011

Estimated economic value: $6,882,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of generating netlist including proximity-effect-inducer (PEI) parameters2024
Method and system for sigma-based timing optimization2021
Method and system for sigma-based timing optimization2020
Recursive hierarchical static timing analysis2014
Recursive hierarchical static timing analysis2013
Identifying and improving robust designs using statistical timing analysis2010
Method and apparatus for estimating parasitic capacitance2007
Method and apparatus for designing an integrated circuit using a mask-programmab2007
Method and apparatus for creating a mask-programmable architecture from standard2006
Apparatus and method for applying reciprocity to frequency-domain noise analysis2002
Adaptive cell separation and circuit changes driven by maximum capacitance rules2002
Method for the physical placement of an integrated circuit adaptive to netlist c2002