Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system and apparatus for reducing memory traffic in a distributed memory system

Method, system and apparatus for reducing memory traffic in a distributed memory system

US Patent 8041898 · Granted Oct 18, 2011

Estimated economic value: $21,649,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for real time raman spectroscopy for cancer detection2025
Dynamic multilevel memory system2025
De-prioritizing speculative code lines in on-chip caches2025
Selective fill for logical control over hardware multilevel memory2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Adaptive internal error scrubbing and error handling2025
Nonlinearity cancellation circuit for active filters2025
Interconnect architecture with silicon interposer and EMIB2025
System, apparatus, and method for scheduling metadata requests2025
Universal retrofit of controlled locking access in a locker solution method and 2025
Two-level main memory hierarchy management2025
Integrated three-dimensional (3D) DRAM cache2025