Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit device with stress reduction layer

Integrated circuit device with stress reduction layer

US Patent 8035166 · Granted Oct 11, 2011

Estimated economic value: $39,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibrating device performance within an integrated circuit2014
Method of product performance improvement by selective feature sizing of semicon2012
Integrated circuit device with stress reduction layer2012
Techniques for improving negative bias temperature instability (NBTI) lifetime o2009
Techniques for improving negative bias temperature instability (NBTI) lifetime o2007
Semiconductor structure having alignment marks with shallow trench isolation2007
In situ deposition of a nitride layer and of an anti-reflective layer2005
Semiconductor structure having alignment marks with shallow trench isolation2004
Borderless contact architecture2004
Method and structure for isolating integrated circuit components and/or semicond2002
Isolation scheme based on recessed locos using a sloped Si etch and dry field ox2000