Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure for data bus bandwidth scheduling in an FBDIMM memory system operating in variable latency mode

Structure for data bus bandwidth scheduling in an FBDIMM memory system operating in variable latency mode

US Patent 8028257 · Granted Sep 27, 2011

Estimated economic value: $6,526,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital signal processors providing scalable decision feedback equalization (DFE2023
Dynamic sequential approximation register (SAR) analog-to-digital converter (ADC2020
Clock data recovery broadcast for multi-lane SerDes2019
Providing memory bandwidth compression in chipkill-correct memory architectures2019
Dual in-line memory modules (DIMMs) supporting storage of a data indicator(s) in2017
Memory access alignment in a double data rate (‘DDR’) system2016
Memory access alignment in a double data rate (‘DDR’) system2016
Memory access alignment in a double data rate (‘DDR’) system2016
Memory access alignment in a double data rate (‘DDR’) system2016
System for error decoding with retries and associated methods2015
System and method for handling data access2015
System and method for handling data access2015