Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic sequential approximation register (SAR) analog-to-digital converter (ADC) (SAR-ADC) clock delay calibration systems and methods

Dynamic sequential approximation register (SAR) analog-to-digital converter (ADC) (SAR-ADC) clock delay calibration systems and methods

US Patent 10804919 · Granted Oct 13, 2020

Estimated economic value: $174,529,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital signal processors providing scalable decision feedback equalization (DFE2023
Managing data flow in VCSEL-based optical communications system2019
Linear feedback shift register-based clock signal generator, time domain-interle2019
Clock data recovery broadcast for multi-lane SerDes2019
Temperature compensation for reference voltages in an analog-to-digital converte2019
Control of VCSEL-based optical communications system2019
Providing memory bandwidth compression in chipkill-correct memory architectures2019
Peaking amplifier frequency tuning2019
Phase rotator apparatus2018
Peaking amplifier frequency tuning2018
Peaking amplifier frequency tuning2018
Peaking amplifier frequency tuning2017