Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of and apparatus for reducing power consumption within an integrated circuit

Method of and apparatus for reducing power consumption within an integrated circuit

US Patent 8024591 · Granted Sep 20, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular gated multiplier circuitry and multiplication technique2023
Non-volatile memory on chip2022
Critical path architect2020
Sequential logic device with single-phase clock operation2019
Location-based optimization for memory systems2018
Apparatus and method for reduced latency signal synchronization2018
Method and apparatus for adjusting a timing derate for static timing analysis2018
Critical path architect2017
Apparatus and method for reduced latency signal synchronization2017
Method for adjusting a timing derate for static timing analysis2017
Measurements circuitry and method for generating an oscillating output signal us2017
Synchroniser flip-flop2016