Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-die anti-resonance structure for integrated circuit

On-die anti-resonance structure for integrated circuit

US Patent 8023293 · Granted Sep 20, 2011

Estimated economic value: $3,026,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for bi-directional control of computing unit frequency2025
Method for forming a circuit board via structure for high speed signaling2017
Method for forming a circuit board via structure for high speed signaling2015
Methods for suppressing power plane noise2014
Method for forming a circuit board via structure for high speed signaling2013
Substrates, systems, and devices including structures for suppressing power and 2013
On-die anti-resonance structure for integrated circuit2012
Method for forming a circuit board via structure for high speed signaling2011
Substrates, systems, and devices including structures for suppressing power and 2010
Method for forming a circuit board via structure for high speed signaling2010
S-matrix technique for circuit simulation2010
On-die anti-resonance structure for integrated circuit2009