Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced-power programming of multi-level cell (MLC) memory

Reduced-power programming of multi-level cell (MLC) memory

US Patent 8014196 · Granted Sep 6, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory read-channel with signal processing on general purpose processor2017
Hard input low density parity check decoder2017
LDPC decoder variable node units having fewer adder stages2016
Memory read-channel with selective transmission of error correction data2015
Methods and apparatus for intercell interference mitigation using modulation cod2014
Low-latency decoder2013
Systems and methods for variable compensated fly height measurement2013
Error-floor mitigation of codes using write verification2013
Method and apparatus for storing survivor paths in a viterbi detector using syst2013
Stabilized digital quadrature oscillator2012
Turning off buffer when a digital back end operates at a same data rate as the a2012
Selectively strengthening and weakening check-node messages in error-correction 2012