{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "SRAM memory cell having transistors integrated at several levels and the threshold voltage VT of which is dynamically adjustable", "item": "https://www.patentleaderboard.com/patent/8013399"}]}
Skip to content