Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing direct wafer bond line width for reduction of parasitic capacitance in MEMS accelerometers

Method for optimizing direct wafer bond line width for reduction of parasitic capacitance in MEMS accelerometers

US Patent 8007166 · Granted Aug 30, 2011

Estimated economic value: $53,431,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Satellite orientation system2023
Accelerometer sensor system2019
Accelerometer sensor system2019
Electronic self calibration design for disk resonator gyroscopes using electrode2018
Nuclear magnetic resonance probe system2018
Gyro quadrature stabalization with demodulation phase error nulling2017
Accelerometer systems and methods2016
Method for determining leak rate through a bond line of a MEMS device2013
Method for determining leak rate through a bond line of a MEMS device2013
Method for determining leak rate through a bond line of a MEMS device2013
Method for determining leak rate through a bond line of a MEMS device2013
Systems and methods for obstructing magnetic flux while shielding a protected vo2013