Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical stochastic analysis process optimization for integrated circuit design and manufacture

Hierarchical stochastic analysis process optimization for integrated circuit design and manufacture

US Patent 8005660 · Granted Aug 23, 2011

Estimated economic value: $1,801,000 ⓘ

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna determination method and apparatus, terminal, electronic device, and sto2025
Semiconductor device2025
Computed tomography (CT) device with energy storage system2024
Tailstock type vertical take-off and landing unmanned aerial vehicle and control2024
Knife sharpener2024
Wireless charging base2024
Substrate support for chucking of mask for deposition processes2024
Lead-frame assembly, semiconductor package and methods for improved adhesion2024
Online analysis system and method for line loss of transmission line2023
Integrated circuit package and method to manufacture the integrated circuit pack2023
Anti-human LAG-3 monoclonal antibody and use thereof2023
Attenuation system and use thereof2022