Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of latency in store and forward architectures utilizing multiple internal bus protocols

Reduction of latency in store and forward architectures utilizing multiple internal bus protocols

US Patent 7991927 · Granted Aug 2, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent data buffering between interfaces2015
Methods and structure for correlating multiple test outputs of an integrated cir2014
Methods and structure for utilizing external interfaces used during normal opera2014
Methods and structure for correlation of test signals routed using different sig2014
Methods and structure for storing errors for error recovery in a hardware contro2013
Method for detecting a failure in a SAS/SATA topology2013
System debug of input/output virtualization device2012
Apparatus and methods for translation of data formats between multiple interface2012
Apparatus and methods for translation of data formats between multiple interface2012
Apparatus and methods for capture of flow control errors in clock domain crossin2011
Apparatus and methods for capture of flow control errors in clock domain crossin2011
FIFO peek access2010