Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method using multiple layer annealing cap for fabricating group III-nitride semiconductor device structures and devices formed thereby

Method using multiple layer annealing cap for fabricating group III-nitride semiconductor device structures and devices formed thereby

US Patent 7977224 · Granted Jul 12, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methodology for annealing group III-nitride semiconductor device structures usin2019
Low-defect density gallium nitride semiconductor structures and devices thereof2014
Low-defect density gallium nitride semiconductor structures and fabrication meth2012
Techniques for forming optical electronic integrated circuits having interconnec2001
Techniques for forming optical electronic integrated circuits having interconnec2000
Techniques for forming optical electronic integrated circuits having interconnec1999
Method of making a selective compositional disordering of a GaAs based heterostr1994
Method of growing device quality InP onto an InP substrate using an organometall1993
Method and apparatus for growing semiconductor heterostructures1993