Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit design structure for an asychronous data interface

Integrated circuit design structure for an asychronous data interface

US Patent 7966435 · Granted Jun 21, 2011

Estimated economic value: $7,220,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for managing dirty data2025
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Speculative delivery of data from a lower level of a memory hierarchy in a data 2023
Split transaction coherency protocol in a data processing system2022
Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
Multifunction communication interface supporting memory sharing among data proce2022
Ticket based request flow control2022
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Translation invalidation in a translation cache serving an accelerator2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021
Managing efficient selection of a particular processor thread for handling an in2021