Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic dispersion compensation utilizing interleaved architecture and channel identification for assisting timing recovery

Electronic dispersion compensation utilizing interleaved architecture and channel identification for assisting timing recovery

US Patent 7961781 · Granted Jun 14, 2011

Estimated economic value: $7,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Setup and training of links between host devices and optical modules including m2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
AI accelerator apparatus using full mesh connectivity chiplet devices for transf2025
Optical transmitter with encoder encoding processed data including concatenating2025
Synchronization of devices with a gapped reference clock2025
Server system with AI accelerator apparatuses using in-memory compute chiplet de2025
Circuit for multi-path interference mitigation in an optical communication syste2025
AI accelerator apparatus using in-memory compute chiplet devices for transformer2025
Generative AI accelerator apparatus using in-memory compute chiplet devices for 2025
Methods and systems for data transmission2024
AI accelerator apparatus using in-memory compute chiplet devices for transformer2024
AI accelerator apparatus using in-memory compute chiplet devices for transformer2024