Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bias circuit for common-mode and semiconductor process voltage and temperature optimization for a receiver assembly

Bias circuit for common-mode and semiconductor process voltage and temperature optimization for a receiver assembly

US Patent 7952398 · Granted May 31, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Through-silicon coaxial via structure and method2015
Systems and methods for measuring soft errors and soft error rates in an applica2012
Identification of board connections for differential receivers2010
High-speed receiver assembly2009
Stable process induced correction bias circuitry for receivers on single-ended a2007
Method and apparatus for biasing a metal-oxide-semiconductor capacitor for capac2007
System and method for matching data and clock signal delays to improve setup and2007
Method and apparatus for measuring switching noise in integrated circuits2007
Fixed termination scheme for differential receiver that compensates for process,2004
Internal bus termination technique for integrated circuits with local process/vo2004
Direct-write silicon nitride EEPROM cell1986
Method of reworking upper metal in multilayer metal integrated circuits1983