Home › DFT techniques to reduce test time and power for SoCs

DFT techniques to reduce test time and power for SoCs

US Patent 7949920 · Granted May 24, 2011

Estimated economic value: $13,921,000 ⓘ

Assignee

Texas Instruments

Inventors

Varadarajan R. Devanathan (1 patents)
Chennagiri P. Ravikumar (2 patents)

View full patent text on Google Patents →