Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan chain circuitry for delay fault testing of logic circuits

Scan chain circuitry for delay fault testing of logic circuits

US Patent 7949916 · Granted May 24, 2011

Estimated economic value: $18,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a programmable device2021
Configuration of a programmable device2019
Methods and apparatus for testing multiple clock domain memories2015
Techniques for testing memory circuits2011
Techniques for testing memory circuits2010