Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology and apparatus for reduction of soft errors in logic circuits

Methodology and apparatus for reduction of soft errors in logic circuits

US Patent 7944230 · Granted May 17, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making piezoelectric microphone with deflection control2024
Detecting threats in big data platforms based on call trace and memory access pa2022
Providing flexible matrix processors for performing neural network convolution i2021
Piezoelectric microphone with deflection control and method of making the same2021
Systems and methods for detecting attacks in big data systems2020
Providing efficient floating-point operations using matrix processors in process2020
Providing efficient multiplication of sparse matrices in matrix-processor-based 2020
Detecting threats in big data platforms based on call trace and memory access pa2020
Integrated circuits having shielded MEMS devices and methods for fabricating shi2019
Providing flexible management of heterogeneous memory systems using spatial qual2018
Integrated MEMS pressure sensor and MEMS inertial sensor2017
Integrated MEMS-CMOS devices and methods for fabricating MEMS devices and CMOS d2017