Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing latency in a clock and data recovery (CDR) circuit

Method and apparatus for reducing latency in a clock and data recovery (CDR) circuit

US Patent 7916822 · Granted Mar 29, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adapting forward error correction (FEC) or link parameters for improved post-FEC2025
Equalization adaptation schemes for high-speed links2024
Feed forward filter equalizer adaptation using a constrained filter tap coeffici2023
Equalization adaptation schemes for high-speed links2023
Decision feed forward equalization for intersymbol interference cancelation2023
Clock data recovery convergence in modulated partial response systems2022
Clock data recovery convergence using signed timing injection2021
Clock data recovery mechanism2021
Clock data recovery convergence using signed timing injection2020
Clock recovery using quantized phase error samples using jitter frequency-depend2016
Receiver having limiter-enhanced data eye openings2016
Clock and data recovery architecture with adaptive digital phase skew2015