Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency scheduling in large switches

Low-latency scheduling in large switches

US Patent 7912068 · Granted Mar 22, 2011

Estimated economic value: $33,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transceiver system with end-to-end reliability and ordering protocols2023
Scalable light-weight protocols for wire-speed packet ordering2022
Scalable light-weight protocols for wire-speed packet ordering2022
Scalable light-weight protocols for wire-speed packet ordering2020
Triggered-actions network processor2019
Zero-delay compression FIFO buffer2018
Process for converting silicon tetrachloride to trichlorosilane2017
Using annotations to extract parameters from messages2017
Rate limiter for a message gateway2017
Rate limiter for a message gateway2017
Using a single-instruction processor to process messages2016
Systems and methods for implementing dynamically configurable perfect hash table2016