Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-port SRAM implemented with single-port 6-transistor memory cells coupled to an input multiplexer and an output demultiplexer

Multi-port SRAM implemented with single-port 6-transistor memory cells coupled to an input multiplexer and an output demultiplexer

US Patent 7903497 · Granted Mar 8, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Towable asset with automated monitoring2025
Keeper-free volatile memory system2024
System and method for securing an asset2024
Slew signal shaper circuit using two signal paths2023
Area efficient memory cell read disturb mitigation2023
Real-time asset location tracking and monitoring at a low data rate2020
Memory repair enablement2020
Apparatus and method for monitoring vehicle ON/OFF state2019
Three state latch2018
Flexible memory assistance scheme2018
Three state latch2018
Variable interconnect pitch for improved performance2018